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Abstract 
From the commencement of CMOS scaling, the simple MOSFETs are not up to the performance due to the increased SCEs 
and leakage current. To slacken the SCEs and leakage currents, different types of structures i.e. Multi-Gate MOSFETs like 
DG, TG, FinFETs are introduced. Currently the Integrated Device Manufacturer (IDM), foundries and electronic design 
automation (EDA) companies grant more investments and emphasis on most promising Multi-Gate technology. In this, 
sensitivity of underlap length on DC and AC parameters like drain current, SS, transition frequency, delay, EDP etc. is 
studied for both the chosen devices i.e. DG MOSFET and FinFET. From our reported results, DG MOSFET is a good 
candidate for high current drivability whereas FinFET provides better immunity to leakage currents and hence improved 
delay, EDP over DG MOSFET. Furthermore, FinFET provides high value of transition frequency which indicates that it is 
faster than DG MOSFET. 
© 2015 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of organizing committee of the 3rd International Conference on Recent Trends in 
Computing 2015 (ICRTC-2015). 
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1. Main text  
Scaling of planar FET's has sustained to provide performance, power, and circuit density improvements up 
to the 22nm process node. Although deedful pioneering on FinFET devices has been ongoing for more than a 
decade, their use by a production fab has only recently gained adoption. 
As scaling into submicron region, Short Channel effects inhibit further scaling like DIBL, threshold voltage 
roll off etc. occurs in single gate MOSFET. FinFET is the prime candidate which have excellent control over 
channel in submicron region and making transistors still scalable. In order to overcome SCEs and leakage 
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current, different device Multigate MOSFETs (Mug-FET) structures like Double gate,  Tri gate, FinFET were 
proposed [1][2].  
The transistor channel width of one FinFET is outlined by the fin width WFin and fin height HFin. In many 
cases, especially when HFin is at least twice WFIN, the FinFET can be considered a DG transistor where the 
channel width can be considered HFin+WFin/2, and for this reason, the rise of FinFET models is related to the 
evolution of DG models. The fabrication process of these bulk FinFETs is reported to be compatible with 
standard CMOS technology [3]. 
The advantages of Mug-FET technology are higher drain current and switching speed,  less than half the 
dynamic power requirement with 90% less static leakage current. Double Gate (DG) MOSFET fabricated on 
SOI wafers is one of the most promising candidate due to its attractive features of high current drivability (Ion), 
transconductance (gm), reduced short channel effects (SCEs) [4]. Similarly, FinFETs also acquired attentions 
because of their low cost process steps and compatibility with CMOS technology [5][6]. The transistor 
performance depends on the process induced variations categorized under systematic values of  gate length Lg, 
underlap gate length Lun, gate oxide thickness tox, etc. [7].  
The main purpose of this work is to study the sensitivity of Lun on various performance metrics of both DG 
MOSFET and FinFET for further scalability of the device. A systematic analysis is carried out among DG and 
FinFET.
2. Device design and simulation setup 
The DG MOSFET and 3-D SOI-FinFET architecture simulated in this work are shown in Fig. 1(a) and (b) 
respectively. An n-channel MOSFET having SiO2 as interfacial oxide with high-k material (Si3N4) as spacer in 
the underlap regions is modeled. The spacer is used to reduce the parasitic source resistance, Rs and drain 
resistance, Rd. The channel length (Lg) is considered as 30 nm for both devices. The Source/Drain length 
(LS/LD) are taken to be 40 nm, and doping, ND is uniform with a density of 5x1019 cm-3. The Equivalent Oxide 
Thickness (EOT) is 0.9 nm [8]  and supply voltage VDD=0.7 V. The work function for the gate electrode is 
tuned between 4.5 eV to 4.7 eV to achieve a constant threshold voltage for both device cases. The channel is 
lightly doped (1015 cm-3) i.e. undoped channel which maximizes the effective mobility and hence on current 
density from the source. The underlap length, Lun is varied from 0 nm to 15 nm to analyse the parameter 
dependency. The technology parameters and the supply voltages used for the device simulations are according 
to the ITRS roadmap [9] for below 50 nm gate length devices. The validity of the simulator has been 
investigated by comparing its results with previous literature data [10]. The drift-diffusion model is the default 
carrier transport model in Sentaurus device simulator, which is actuated during the simulation. The mobility 
model with definition of band gap is included [11].
Fig. 1. Cross sectional view of (a) DG; (b) FinFET 
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3. Results and discussions 
In this work, we have considered a symmetrical underlap region, Lun for both DG MOSFET and FinFET. 
With an increase in Lun, the source to drain coupling significantly reduces, which further reduces the 
subthreshold leakage current. The ID-VGS characteristic with different Lun for DG and FinFET are plotted in 
Fig. 2 (a) and (b) respectively. The Ioff is significantly reduced with increase in Lun, which can be observed 
from the inset values of Fig. 2. If we make a comparison between Fig. 2(a) and (b) i.e. among DG and FinFET, 
then the first one shows a high drive current while the later predicts very low leakage. 
Fig. 2 Drain current (ID) as a function of gate to source voltage (VGS) for VDS=VDD with variation of Lun (a) DG; (b) FinFET. 
Fig. 3 Dependency of Intrinsic Gain (AV) on cutoff frequency (fT) for VDS=VDD with variation of Lun (a) DG; (b) FinFET.
Fig. 3 describes the dependency of intrinsic gain (AV) on cutoff frequency (fT) with a variation of Lun for 
DG and FinFET. From the figure it can be observed that AV increases with the increase in Lun. The fT
dependency on ID with variation of Lun ranging from 0 to 15 nm for DG and FinFET is given in Fig. 4. We can 
observe that fT (fT=gm/2πCgg) increases rapidly with increase in ID because higher ID generates a larger 
transconductance, gm. From the inset of Fig. 4, FinFET predicts a higher fT value as compared to DG. Fig. 5 
discussed various important performance metrics like energy delay product (EDP=CV2*CV/I), Ion/Ioff, 
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subthreshold swing (SS) and energy (E=CV2) for different Lun of DG and FinFET devices. The Ion/Ioff and SS 
are improved sufficiently with increase in Lun. This is due to the reduction in source drain coupling as Lun 
increases which in results decrease the off state current and SS. However, there is a degradation which is 
observed in case of EDP and E with the increase in Lun. So, it is very important to choose Lun to fit the energy 
requirements. 
Fig. 4 Dependency of cutoff frequency (fT) on drain current for VDS=VDD with variation of Lun (a) DG; (b) FinFET. The inset figures 
show peak values for fT for different Lun.
From the same analysis, DG MOSFET gives a higher Ion/Ioff ratio and lower SS, while FinFET demonstrates 
an improvement in EDP and E. Similarly, Fig. 6 describes about intrinsic source drain inductance (LSD), power 
dissipation (P.D=VDD*Ioff) and intrinsic delay ((Cgg*VDD)/Ieff) with a variation of Lun ranging from 0 to 15 nm. 
An improvement in P.D. but degradation in intrinsic delay can be observed for higher Lun.  Thus, it is needed 
to be careful while choosing Lun for both device cases. FinFET demonstrates better results in case of LSD, P.D. 
and intrinsic delay over DG MOSFET. This is because FinFET design has an optimum control on the channel 
which shows better immunization capability towards short channel effects (SCEs). 
Fig. 5 Dependency of various performance parameters on under lap length (Lun) of DG MOSFET and FinFET at VDS=VDD (a) Energy 
Delay Product (EDP); (b) on-off ratio (Ion/Ioff); (c) subthreshold swing (SS); (d) Energy.
The extracted values for all above said parameters are tabulated and compared for different Lun values for 
DG and FinFET in Table 1. There is an improvement in Ion/Ioff, SS, LSD and P.D. can be observed with increase 
in Lun. However, degradation occurred in case of intrinsic delay, EDP, Q-factor and gm for higher Lun. Among 
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DG and FinFET, the prior one gives higher current drivability, while the later one shows an improvement in 
EDP and delay. 
Fig. 6 Dependency of various performance parameters on under lap length (Lun) of DG MOSFET and FinFET at VDS=VDD (a) Intrinsic 
source drain inductance (LSD); (b) Power Dissipation  (P.D); (c) Intrinsic Delay. 
Table 1. Various performance comparison between DG and FinFET 
 Lun 
Delay 
(CV/I) 
(ps) 
Energy (CV2) 
(J) 
x10-16
EDP 
(Js) 
x10-27
Inductance, Lsd (H) 
(Delay/gds) 
x10-8
Ion/Ioff
x107
PD 
(Ioff*VDD) 
(pW) 
SS 
(mV/decade) Vth (V)
gm,max
(mS) 
Q-factor 
(gm,max/SS) 
DG 
0 2.32 9.75 2.26 1.422 2.364 17.76 64.48 0.43 3.099 48.07 
5 2.18 8.13 1.77 2.245 6.034 6.17 62.21 0.44 2.387 38.38 
10 2.52 7.64 1.93 1.979 7.342 4.12 61.41 0.43 1.695 27.60 
15 4.24 9.86 4.18 2.124 6.943 3.34 61.03 0.42 1.224 20.05 
FinFET 
0 1.16 0.22 0.025 33.99 0.428 4.455 66.73 0.43 0.109 1.642 
5 1.55 0.29 0.046 47.89 1.212 1.583 63.55 0.44 0.114 1.80 
10 1.84 1.87 0.034 129.6 1.174 0.865 62.02 0.38 0.053 0.869 
15 2.51 3.79 0.095 16.08 1.947 0.776 61.72 0.43 0.081 1.325
4. Conclusion 
Various performances of DG MOSFET and FinFET are systemically examined and compared using 
extensively 3-D device simulator SentaurusTM. We have optimized the gate underlap length (Lun) of both DG 
and FinFET, to demonstrate that Lun can be suitably chosen for high performance (HP) or low operating power 
(LOP) applications. Analog/RF performance of nanoscale DG MOSFET and FinFET is collated by means of 3-
D numerical TCAD simulations. When underlap length increases, an improvement in P.D. occurs but with the 
compensation of high delay. Thus, it is needed to be careful while choosing Lun. There is an improvement in 
Ion/Ioff, SS, LSD and P.D. can be observed with increase in Lun. FinFET demonstrates better results in case of 
LSD, P.D. and intrinsic delay over DG MOSFET. This is because FinFET design has a bonzer control on the 
channel which shows better immunization capability towards short channel effects (SCEs). Among DG and 
FinFET, the former one gives higher current drivability, while the successive one shows the betterment in EDP 
and delay. 
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